Implementation of (Normalised) RLS Lattice on Virtex
نویسندگان
چکیده
We present an implementation of a complete RLS Lattice and Normalised RLS Lattice cores for Virtex. The cores accept 24-bit fixed point inputs and produce 24-bit fixed point prediction error. Internally, the computations are based on 32bit logarithmic arithmetic. On Virtex XCV2000E6, it takes 22% and 27% of slices respectively and performs at 45 MHz. The cores outperform (4-5 times) the standard DSP solution based on 32 bit floating point TMS320C3x/4x 50MHz processors.
منابع مشابه
FPGA Implementation of the Gradient Adaptive Lattice Filter Structure for Feature Extraction
In this paper evaluation issues of an FPGA implementation of the feature extraction gradient adaptive lattice (GAL) filter are presented. Two different hardware architectures for implementation in the Virtex family of FPGA devices were proposed, namely a single GAL section coprocessor of Virtex PowerPC, and a pipeline architecture. Both of them show significantly higher performance comparing to...
متن کاملImplementation of the Least-Squares Lattice with Order and Forgetting Factor Estimation for FPGA
A high performance RLS lattice filter with the estimation of an unknown order and forgetting factor of identified system was developed and implemented as a PCORE coprocessor for Xilinx EDK. The coprocessor implemented in FPGA hardware can fully exploit parallelisms in the algorithm and remove load from a microprocessor. The EDK integration allows effective programming and debugging of hardware ...
متن کاملImplementation of a Real - Time Beamforming System on Field Programmable Gate Array
Beamforming is an important technique in array signal processing and wireless communication systems. In this project, we investigate the Minimum Variance Distortionless Response (MVDR) beamforming technique and its implementation. The QR-RLS algorithm is chosen because of its advantages of numerical stability and systolic array architecture. The team successfully implemented the real-time beamf...
متن کاملQr-rls Adaptation of Modular Multichannel Lattice Filters
This paper examines an extension of QR-RLS lattice filtering to the case of multiple input signals. The proposed adaptation algorithm is based on a compact square-root array formulation that is amenable to hardware implementation due to its scalar-only nature, parallelizability and numerical robustness. A technique that provides increased design flexibility by allowing unequal filter lengths to...
متن کامل3D Lattice Monte Carlo Simulations on FPGAs
Field Programmable Gate Arrays (FPGAs) offer significant performance advantages over general purpose compute architectures for certain scientific problems, including lattice-based Monte Carlo simulations of complex systems models. We report on a custom logic design for the 3D-lattice Ising model that keeps the entire system state in on-chip memory to achieve very high throughput rates. The pipe...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2001